aimnova.
DashboardMy LearningPaper MasteryStudy Plan

Aimnova site navigation

Stay in the loop

Get the latest study resources and updates

New features, study tips and exam insights — straight to your inbox.

IB Diploma

  • IB Past Papers
  • IB Study Notes
  • IB Question Bank
  • IB Mock Exams
  • IB Revision

IB Subjects

  • IB Math AA
  • IB Math AI
  • IB Economics
  • IB Business Management
  • IB Physics
  • IB Biology
  • View all IB subjects→

IB Past Papers

  • IB Math AA HL Past Papers
  • IB Math AA SL Past Papers
  • IB Math AI HL Past Papers
  • IB Math AI SL Past Papers
  • IB Economics HL Past Papers
  • IB Economics SL Past Papers
  • IB ESS Past Papers
  • View all past papers→

Study Resources

  • Study Notes
  • Question Bank
  • Mock Exams
  • Flashcards
  • Revision Guide
  • Exam Skills
  • Command Terms
  • Grade Calculator
  • Exam Timetable 2026

Aimnova

  • Features
  • Pricing
  • For Schools
  • For Parents
  • About Us
  • Blog
  • Contact
aimnova.

AI-powered study platform for smarter revision, past-paper analysis and examiner-style feedback.

TermsPrivacyCookies·© 2026 Aimnova. All rights reserved.8afc4e3

Aimnova is not affiliated with or endorsed by the International Baccalaureate Organization (IB).

NotesComputer ScienceTopic 1.1Primary memory
Back to Computer Science Topics
1.1.43 min read

Primary memory

IB Computer Science • Unit 1

AI-powered feedback

Stop guessing — know where you lost marks

Get instant, examiner-style feedback on every answer. See exactly how to improve and what the markscheme expects.

Try It Free

Contents

  • Four stores, not one
  • What each one is for
  • Cache hits and misses
  • Exam-style question
Why not just one big fast store?: Because no such thing exists. Memory is either small and fast or big and slow — never both.

So a computer uses several, and keeps whatever it needs next in the fastest one.

Each bar's width is how much that store holds. Step through to see a cache hit, a cache miss, and what survives the power going off.

Interactive diagram

Explore the labelled diagram, charts and maps for this topic in full study mode.

Claim your free topic
The order to remember: Registers → cache → RAM → storage.

Each step down holds more and takes longer to reach.

Free preview

This is the free notes preview

You're reading the free notes. Aimnova Pro unlocks the full study experience — and you can try it with your first topic free to keep:

  • FlashcardsLock in vocabulary and key terms with spaced repetition.
  • Practice questionsAnswer exam-style questions and get instant AI marking.
  • Mock exams & past-paper vaultSit full mocks and see exactly how examiners award marks.
  • Personalised study planA daily plan built around your exam date and weak areas.
Start Studying Free Full access to Aimnova Pro · cancel anytime
1

Registers

Inside the CPU, beside the ALU. Hold the handful of values being worked on right now — one value each.

2

Cache — L1, L2, L3

A small store of what was used recently, kept close by in case it is needed again. L1 is smallest and fastest, L3 largest and slowest.

3

RAM

Holds the programs and data in use now. Big enough for everything open, and cleared when the power goes off.

4

ROM

Read only and permanent. Holds the small program that starts the computer up, which must survive being switched off.

RAM and ROM are not a pair: The names look like opposites but the jobs are unrelated.

RAM is the big working space that empties. ROM is a tiny permanent store holding the start-up instructions.

Feeling unprepared for exams?

Get a clear study plan, practice with real questions, and know exactly where you stand before exam day. No more guessing.

Get Exam Ready FreeYour first topic is free to keep • No credit card required
Look in the nearest place first: Before going to RAM, the CPU checks cache.

Cache hit — it is there, and the wait is short.

Cache miss — it is not, so the CPU fetches from RAM and copies it into cache on the way back.

A hit

  • The value is already in cache
  • No trip to RAM is needed
  • The instruction finishes sooner

A miss

  • The value is not in cache
  • A slower trip to RAM is required
  • The value is copied into cache, so next time hits
Why copying it back matters: Programs tend to use the same values again shortly afterwards. Copying a missed value into cache turns the next request into a hit — which is the whole reason cache works.

How this is tested — each store must be given a job NOTHING ELSE has, and hit/miss must be used correctly. It comes up two ways:

Paper 1 Section A

  • Explain the purposes of the types of primary memory, 4-6 marks
  • Define cache hit and cache miss
  • Say why RAM is volatile and ROM is not

Paper 1 Section B — case study

  • Explain why the case study's system needs more RAM or more cache
  • Justify a storage choice from how that system is used
The classic trap: Writing that all of them "store data for the CPU". True, and worth one mark at most — the question asks what makes each one different.
IB-style questionExplain[4 marks]

Explain the purpose of registers, cache and RAM in a computer system, and explain what is meant by a cache miss.

Model answer plan

See the mark-by-mark plan — for / against / judgement, with marking guidance — in study mode.

Claim your free topic

Try an IB Exam Question — Free AI Feedback

Test yourself on Primary memory. Write your answer and get instant AI feedback — just like a real IB examiner.

what RAM stands for. [1 mark]

Related Computer Science Topics

Continue learning with these related topics from the same unit:

1.1.1CPU components
1.1.2The GPU
1.1.5Fetch–decode–execute
1.1.7Secondary storage
View all Computer Science topics

Improve your exam technique

Command terms, paper structure, and mark-scheme tips for Computer Science

Previous
1.1.2The GPU
Next
Fetch–decode–execute1.1.5

21 practice questions on Primary memory

Students who practiced this topic on Aimnova scored 82% on average. Try free practice questions and get instant AI feedback.

Try 3 Free QuestionsView All Computer Science Topics